
| 1. |
|
|
|
|
| 1. | PCI-SIG - Home.官方网站
http://www.pcisig.com/ - 外文 |
|
|
|
| 2. | Leroys Engineering Web Site
一个非常好的网站,它收集非常多的资源,比如 工业标准:http://www.interfacebus.com/Standards.html 总线标准:http://www.interfacebus.com/Interface_Bus_Types.html 还有很多很多,自己去看。 http://www.interfacebus.com/ - 外文 |
|
|
|
| 3. | 比较详细的介绍了各种接口技术
http://www.usbyte.com/common/HDD.htm - 外文 |
|
|
|
| 4. | 微软公司关于硬件技术规范的网页
微软公司收集的大量硬件技术规范与开发链接,不错 http://www.microsoft.com/china/winlogo/hardware/hwreferences.asp - 外文 |
|
|
|
| 5. | General Hardware Input/Output
http://www.sxlist.com/techref/ios.htm - 外文 |
|
|
|
| 6. | PCI Bus FAQ
http://www.controlled.com/pci/faq.html - 外文 |
|
|
|
| 7. | TechFest - PCI Local Bus Technical Summary
http://www.techfest.com/hardware/bus/pci.htm - 外文 |
|
|
|
| 8. | PCI bridge: Home
The PCI IP core (PCI bridge) is a member of a family of open source cores. It is a bus bridge device between the WISHBONE SoC bus and the PCI local bus. Both sides of bridge can operate at totally independent clock frequencies. It consists of two independent units, one handling transactions originating on the PCI bus, the other one handling transactions originating on the WISHBONE bus. Performance features include 32-bit bus interfaces on both sides, high level of performance and flexibility like burst data transfers, memory access optimizing command usage etc. The code is completely GENERIC (except for RAM primitives), which makes the core easily retargetable for any FPGA or ASIC technolog http://www.opencores.org/projects.cgi/web/pci/home - 外文 |
|
|
|
| 9. | 21IC 的接口电路设计文档中心
http://www.21ic.com/news/c70.aspx - 中文 |
|
|
|
| 10. | CompactPCI-Systems.com
有关CompactPCI的大量技术文档。 http://www.compactpci-systems.com/ - 外文 |
|
|
|
| 11. | PCI Industrial Computer Manufacturers Group
http://www.picmg.org/ - 外文 |
|
|
|
| 12. | 接口工作室-文档资料
http://www.ifelec.com/documents.htm - 外文 |
|
|
|
| 13. | Linux PCI Hotplug stuff (LINUX下的PCI开发,强烈推荐)
http://www.kroah.com/linux/hotplug/ - 中文 |
|
|
|
Copyright © 2005-2008 电子先锋